» » N : Negative RLO Edge Detection

11:02 AM
2

N : Negative RLO Edge Detection

Parameter
Data Type
Memory Area
Description
<address>
BOOL
I, Q, M, D, L
The address specifies which edge memory bit will store the previous RLO.





Description



The Negative RLO Edge Detection instruction detects a change from 1 to 0 (falling edge) at the specified address and indicates this by setting the RLO to 1 after the instruction. The current signal state of the RLO is compared with the signal state of the address (the edge memory bit). If the signal state of the address is 1 and the RLO prior to the instruction was 0, the RLO is 0 (pulse) after the instruction, in all other cases it is 1. The RLO prior to the instruction is stored in the address.





Status Word
BR
CC 1
CC 0
OV
OS
OR
STA
RLO
FC
writes
-
-
-
-
-
0
X
X
1
Labels:

2 comments:

  1. Tony StarkDecember 26, 2018 at 9:41 PM

    This article is one of the best article I have read on this topic. Your article is very informative and I must appreciate your writing skills. Thank you for writing such an amazing article. I am definitely gonna share it with my friends. Keep writing such fresh and new content.

    PLC Training in Chennai

    ReplyDelete
  2. RedBoldzJune 27, 2019 at 5:55 AM

    Study about PLC Programming Tutorials and Ladder Logic at Instrumentation Tools and post your queries at PLC Forum

    ReplyDelete

Subscribe to: Post Comments (Atom)

Labels

Actuator Sensor-interface Address Negative Edge Detection Address Positive Edge Detection ADDRESSING ANALOG INPUTS ANALOG OUTPUTS AND Logic Operation AS-i AS-i configuration Assign Authorizations Automation License Manager BASICS Bit Bit Configuration Bit Logic Instructions Block By-passing CiR CiR Modules CiR Objects communication COMPARISON Components Configuration Configuring Connections Conversion Converting Counter CP 343-2 P CP 443-5 Ext CPU CPU 412-1 CPU 412-2 DP CPU 412-2 PCI CPU 414-2 DP CPU 414-3 DP CPU 414-4 H CPU 416-2 DP CPU 416-2 PCI CPU 416-3 DP CPU 416F-2 CPU 417-4 CPU 417-4 H Data Block DI/DO MODULES Diagnosing Diagnosis DIGITAL INPUTS DIGITAL OUTPUTS Downloading DP master English Mnemonics ET 200M Exclusive OR Logic Operation Extended pulse timer fail-safe modules fault FBD Floating- Point Floating-Point Math FUNCTION MODULES German Mnemonics Hardware hmi Input Insert Binary Input install Instructions Integer Math INTERFACE MODULES Jump License License Keys Load Memory Master Control Relay Memory Areas Memory Reset Midline Output Modifying MODULES monitoring variables Move NEG Negate Binary Input Negative RLO Edge Detection Networks Off-delay timer On-delay timer Operating systems OR Logic Operation Output PID Control PLC POS position decoder Positive RLO Edge Detection PROFIBUS Program Control programm Programming Pulse timer RELAY OUTPUTS Remote Reset Output Reset_Set Flip Flop Retentive on-delay timer Rotate RS S5 File S7 Communications S7-300 S7-400 SAVE Save RLO to BR Memory SCADA Set Output Set_Reset Flip Flop Shift siemens SIMATIC SIMATIC Manager Slaves Software SR STATEMENT Status Bit STEP 7 stop mode Time Base Time Value Timer Timer Cell TRAINING MODULE Units Upgrading UPLOADING WinLC RTX Word Logic Work Memory XOR