9:36 AM
0
First, the CPU determines the number of DP and PA master systems at which you

want to add/remove slaves/modules or modify assignments in the existing process

image partition. If the CPU finds a maximum of four affected master systems it

continues the check. If more than four are found, the CPU will reject the modified

configuration.

In the next test the CPU calculates the CiR synchronization time as follows:

If you only want to change the parameters of existing modules, then the

following applies regardless of the type of CPU:

CiR synchronization time for the CPU = 100 ms

In all other cases the following applies:

The CiR synchronization time of the CPU is proportional to the cumulative CiR

synchronization times of all relevant master systems.

Relevant master systems the systems at which you add/remove slaves or

modules or modify the process image partition assignment.

CiR synchronization time of a relevant master system = basic master system

load + the total I/O volume of the master system in bytes * time per byte. The

total I/O volume of the master system in bytes is composed of the sum of

physically existing I/O bytes and the I/O bytes of the CiR elements at this

master system. The system load for the each CPU type used to calculate the

required load for the master system and the time per byte can be found in the

technical data for your CPU.

Note

In this case the calculation of the CiR synchronization time is based on a

worst-case scenario. This means that during a CiR operation the actually

incurred CiR synchronization time is always lower or equal.

The CiR synchronization time for a master system is shown in HW Config in

the properties window for the associated CiR object.

0 comments:

Post a Comment

Labels

Actuator Sensor-interface Address Negative Edge Detection Address Positive Edge Detection ADDRESSING ANALOG INPUTS ANALOG OUTPUTS AND Logic Operation AS-i AS-i configuration Assign Authorizations Automation License Manager BASICS Bit Bit Configuration Bit Logic Instructions Block By-passing CiR CiR Modules CiR Objects communication COMPARISON Components Configuration Configuring Connections Conversion Converting Counter CP 343-2 P CP 443-5 Ext CPU CPU 412-1 CPU 412-2 DP CPU 412-2 PCI CPU 414-2 DP CPU 414-3 DP CPU 414-4 H CPU 416-2 DP CPU 416-2 PCI CPU 416-3 DP CPU 416F-2 CPU 417-4 CPU 417-4 H Data Block DI/DO MODULES Diagnosing Diagnosis DIGITAL INPUTS DIGITAL OUTPUTS Downloading DP master English Mnemonics ET 200M Exclusive OR Logic Operation Extended pulse timer fail-safe modules fault FBD Floating- Point Floating-Point Math FUNCTION MODULES German Mnemonics Hardware hmi Input Insert Binary Input install Instructions Integer Math INTERFACE MODULES Jump License License Keys Load Memory Master Control Relay Memory Areas Memory Reset Midline Output Modifying MODULES monitoring variables Move NEG Negate Binary Input Negative RLO Edge Detection Networks Off-delay timer On-delay timer Operating systems OR Logic Operation Output PID Control PLC POS position decoder Positive RLO Edge Detection PROFIBUS Program Control programm Programming Pulse timer RELAY OUTPUTS Remote Reset Output Reset_Set Flip Flop Retentive on-delay timer Rotate RS S5 File S7 Communications S7-300 S7-400 SAVE Save RLO to BR Memory SCADA Set Output Set_Reset Flip Flop Shift siemens SIMATIC SIMATIC Manager Slaves Software SR STATEMENT Status Bit STEP 7 stop mode Time Base Time Value Timer Timer Cell TRAINING MODULE Units Upgrading UPLOADING WinLC RTX Word Logic Work Memory XOR